Connect with us

Space & Physics

How India’s Semiconductor Industry Rose From Ashes to Atoms

How India is rebuilding its semiconductor future—from a lost opportunity in the 1980s to a high-stakes push to master the science, scale, and systems that define the global chip industry.

Dipin Damodharan

Published

on

Semiconductor manufacturing technology driving the growth of India’s semiconductor industry.
Image credit: Pexels

India’s semiconductor ambition is not merely an industrial policy experiment—it is an attempt to rebuild a technological capability lost decades ago, and to do so in a world where chips have become instruments of economic power and geopolitical leverage. From the ashes of an early setback to a renewed push backed by billions in investment, the country is seeking to construct an ecosystem that spans physics, engineering, and global supply chains. The challenge is not simply to manufacture chips, but to master the science, scale, and systems that define the industry—an effort that will unfold not over years, but over generations.

From early setbacks to a renewed national push, India is attempting to build one of the world’s most complex industrial ecosystems – where physics, policy, and geopolitics converge.

j2 4
Image credit:Nvidia

In the early months of 1989, India’s most ambitious experiment in semiconductor manufacturing came to an abrupt halt. A fire tore through the country’s primary chip fabrication facility in Mohali, Punjab, crippling an ecosystem that had taken years to build and, more importantly, interrupting a trajectory that might have placed India far closer to the global frontier.

The Semiconductor Complex Limited (SCL), established in 1976, had begun producing chips in 1984—at 5000 nanometers, just one generation behind global standards. India was not leading the semiconductor race, but it was not far behind either—especially in an industry where catching up later becomes exponentially harder.

This was only 13 years after Intel introduced the world’s first microprocessor—and three years before Taiwan Semiconductor Manufacturing Company (TSMC) began production. The fire changed everything. Its cause was never officially determined. Investigators noted that it appeared to have started at multiple points—fuelling speculation of sabotage. What followed was not just physical damage, but institutional collapse.

India lost infrastructure.

India lost talent.

India lost time.

The disruption was not merely industrial. It was institutional. Engineers dispersed, expertise dissipated, and momentum stalled. By the time operations resumed years later, the global semiconductor landscape had already shifted irreversibly. Today, SCL—now a research-focused facility—produces legacy chips of around 180 nanometers, primarily for defence and space applications. Meanwhile, TSMC is manufacturing 3-nanometer chips and preparing for 2-nanometer production. 

j3 4

The gap is not incremental, it is generational. India imported semiconductor chips worth nearly $20 billion in 2024, with demand growing rapidly as electronics penetrate every aspect of life. And yet, semiconductors remain invisible—embedded in everything, owned by others. TSMC produces chips for global giants like Apple and Nvidia. SCL serves strategic domestic needs

More than three decades on, India is attempting to rebuild that lost trajectory.

But the context has changed. Semiconductors are no longer obscure components buried within devices. They are the foundation of artificial intelligence, telecommunications, defence systems, and economic competitiveness. They shape not just markets, but geopolitics.

India is not simply re-entering an industry it once attempted to build. It is stepping into one of the most complex and strategically contested systems in the modern world.

In March 2026, Prime Minister Narendra Modi inaugurated a INR 3,300 crore semiconductor facility in Gujarat, declaring India a “reliable global supplier” in an increasingly fragmented chip economy. Around the same time, Union Minister Ashwini Vaishnaw announced that multiple semiconductor plants are expected to come online over the next few years, with the first fabrication output targeted before the end of the decade. But behind the announcements lies a deeper reality. India is not building a factory. It is attempting to build one of the most complex scientific-industrial ecosystems ever created.

Advanced semiconductor chips and fabrication systems at the centre of India’s semiconductor industry ambitions
Image: Muffin/Pexels

The Physics Beneath the Industry

To understand the scale of India’s ambition, it is necessary to understand what a semiconductor actually is—not as a product, but as a process. Modern chips are constructed at nanometre scales, where the behaviour of electrons begins to defy classical expectations. Transistors—billions of which are embedded within a single chip—operate by controlling the flow of these electrons through carefully engineered silicon structures. But as these structures shrink, the physics becomes increasingly unstable.

Electrons leak across barriers that were once reliable. Heat accumulates in ways that are difficult to dissipate. Materials behave unpredictably under extreme miniaturisation. What appears as incremental progress in computing power is, in reality, a constant negotiation with the limits of matter.

j5 3

“A single wafer can take three to four months to manufacture, and there are hundreds of layers that have to be deposited,” notes Neelkanth Mishra, an expert on India’s semiconductor policy and Chief Economist at Axis Bank.

Each of these layers involves a sequence of deposition, etching, doping, and cleaning processes, repeated dozens of times with near-perfect precision. The tolerances are so tight that even microscopic contaminants can render entire batches unusable.

“The chemicals used in wafer cleaning are extraordinarily high purity, and even small impurities can affect yields,” Mishra adds. The process is not only delicate but energy-intensive. As IIT Bombay’s Udayan Ganguly explains, a single thermal step in fabrication can raise the temperature of a silicon wafer from ambient levels to over 1,000 degrees Celsius within seconds, requiring enormous power and precise control.

What emerges from this process is not simply a manufactured object, but a highly controlled physical system—engineered at scales where conventional intuition no longer applies.

A System Defined by Control

If the science of semiconductors is unforgiving, the global ecosystem built around it is equally restrictive.

“From design software to lithography to testing equipment, 90% of the industry is controlled by just two or three companies in each segment,” Mishra observes.

j6 4

This concentration reflects decades of accumulated expertise, capital investment, and intellectual property. In some areas, such as extreme ultraviolet lithography—the process required to produce the most advanced chips—the dependence is even more pronounced.

“If you want to do extreme ultraviolet lithography, there is only one company in the world that can do it.” Such chokepoints have transformed semiconductors into strategic assets. Access to technology is no longer determined solely by markets, but increasingly by geopolitical alignment and national priorities.

For countries seeking to build domestic capabilities, this creates a paradox: the need to integrate into a global system while simultaneously reducing dependence on it.

India’s Semiconductor Industry: Policy Meets Scale

India’s renewed push into semiconductors is structured around this tension.

The India Semiconductor Mission, launched in 2022 with a substantial fiscal outlay, represents one of the most ambitious industrial policy initiatives in the country’s recent history. Since then, the government has approved ten semiconductor projects with investments exceeding ₹1.6 lakh crore across six states, covering fabrication, packaging, and specialised semiconductor technologies.

j7 3

This is not an isolated effort. It is an attempt to build multiple layers of the value chain simultaneously. Early investments have focused on assembly, testing, and packaging facilities—segments that are less capital-intensive and can be scaled relatively quickly. Projects such as the Micron packaging facility in Gujarat, along with other recently approved units, are expected to serve as entry points for building industrial capability.

At the same time, larger and more complex initiatives—such as the proposed fabrication facility in Dholera—are intended to anchor the ecosystem over the longer term.

The second phase of the mission signals a shift in emphasis. Beyond manufacturing, the focus is expanding to include materials, equipment, and intellectual property—areas that are critical for long-term self-reliance.

Prime Minister Narendra Modi has framed semiconductors as central to India’s technological future, calling for the country to become a “reliable global supplier.” Union Minister Ashwini Vaishnaw has indicated that multiple plants are expected to become operational within this decade.

India’s Semiconductor Industry and The Design Advantage

Despite its limited manufacturing footprint, India occupies a significant position in the global semiconductor landscape through design.

Nearly one-fifth of the world’s semiconductor design engineers are based in the country. Global firms rely on Indian teams to develop chips used in everything from consumer electronics to advanced computing systems. Nearly 20% of the global semiconductor design workforce is based in India. Companies such as Intel, Qualcomm, Nvidia, AMD, and Broadcom rely on Indian engineers for chip design.

j8 2

“In a ten-dollar chip, five to six dollars of value is captured by the designer,” Mishra points out. This concentration of talent provides India with a strategic advantage, particularly in a world where intellectual property increasingly determines value. India has mastered design. What it has not yet built is manufacturing scale. However, this strength has historically been tied to global companies. The challenge now is to translate it into domestic capability—developing Indian firms that can own and commercialise their designs.

The Ecosystem Question

The central challenge for India lies not in any single segment of the semiconductor value chain, but in the integration of all its components.

“You cannot just build wafer fabs. You need everything—from capital equipment to chemicals—to make the ecosystem viable,” Mishra says.

A semiconductor industry requires:

  • Reliable energy and water infrastructure
  • Access to specialised materials and gases
  • Advanced manufacturing equipment
  • A continuous pipeline of skilled talent

It also requires coordination across institutions.

“The ecosystem is a triple helix—academia, industry, and government,” says Swaroop Ganguly of IIT Bombay. “Without tight collaboration, it cannot work.”

This interdependence makes semiconductors fundamentally different from most other industries. Progress in one area depends on parallel advances in others.

j9
Nvidia Vera CPU Rack. Image credit: Nvidia

Institutions That Sustained the Science

Even during the decades when India lacked large-scale manufacturing, certain institutions preserved and advanced semiconductor research.

At IIT Bombay, work in microelectronics dates back to the 1970s, when the institute began building capabilities in semiconductor devices and integrated circuits. Over time, this evolved into more sophisticated infrastructure, including cleanroom facilities and collaborative programmes with organisations such as ISRO.

The establishment of the Centre of Excellence in Nanoelectronics (CEN) in the early 2000s further strengthened this foundation, enabling advanced research in semiconductor devices and fabrication techniques. By the late 2010s, India had emerged as a significant contributor to global semiconductor research, with IIT Bombay playing a leading role in experimental nanoelectronics.

In 2023, these efforts were consolidated under SemiX, a dedicated centre aimed at integrating research, talent development, and industry collaboration.

j10

The Economics of Dependence

Semiconductors underpin virtually every modern activity, yet their economic footprint often goes unnoticed. “Every time you go to a doctor, drive a car, or watch a movie—you are effectively paying a semiconductor fee,” says Udayan Ganguly.

The observation is less rhetorical than it appears. As digital systems expand, the cost of semiconductors becomes embedded in everything from healthcare to transportation.

“If India does not control semiconductors to some extent, we are basically fighting a losing battle.”

This framing shifts the conversation from industrial policy to economic sovereignty. Control over semiconductors is not merely about manufacturing capacity; it is about retaining value within the economy.

Innovation as a Continuous Process

One of the defining characteristics of the semiconductor industry is its pace of change. “Semiconductors are not a bandwagon you jump onto—it’s a treadmill,” Ganguly notes. “If you stop running, you fall off.” Technological progress is relentless. Every generation of chips introduces new architectures, materials, and manufacturing techniques. Companies that fail to keep up quickly lose relevance.

“You cannot just build a plant and expect to coast,” Udayan Ganguly adds.

For India, this implies that building initial capacity is only the first step. Sustained investment in research and development will be essential to remain competitive.

Scaling Talent and Capability

India’s talent base is often cited as its greatest advantage, but scaling that advantage presents its own challenges. “We have the core capability,” says Udayan Ganguly. “But to meet demand, we need to scale talent by at least ten times.” This expansion cannot rely solely on elite institutions. It requires a broader transformation of engineering education, incorporating interdisciplinary training across physics, chemistry, materials science, and mechanical engineering. “Semiconductors are not just electronics,” Swaroop Ganguly emphasises. “They require multiple disciplines working together.”

Semiconductor manufacturing technology driving the growth of India’s semiconductor industry.
Image:Pexels

The Long Horizon

Semiconductor ecosystems are not built quickly. The experience of other countries underscores this timeline. Taiwan, South Korea, and China invested consistently over decades before achieving their current positions.

“The Chinese started investing in the late 1990s and are still building capabilities—this is at least a 15–20 year journey,” Mishra notes.

For India, the challenge is not only to start, but to sustain momentum across political and economic cycles.

According to government estimates, India is expected to achieve the capability to design and manufacture chips for 70–75% of domestic applications by 2029. Building on this foundation, the next phase under Semicon 2.0 will prioritize advanced manufacturing, with a defined roadmap to reach 3-nm and 2-nm technology nodes. By 2035, India aims to establish itself as one of the world’s leading semiconductor nations.

India’s semiconductor industry ambitions are rooted as much in history as in future aspirations. The loss of early momentum in the late twentieth century delayed its entry into an industry that rewards continuity and scale. Today, the country is attempting to rebuild that trajectory under far more complex conditions. The progress made so far—policy frameworks, investment commitments, institutional capacity—suggests that the foundation is being laid. But the real test lies ahead.

Semiconductors are not merely manufactured. They are engineered—through sustained effort, coordinated systems, and long-term commitment.

From the ashes of past setbacks to the atomic precision of modern chipmaking, India’s semiconductor journey has begun again. Whether it can be sustained will determine not just the future of an industry, but the contours of technological power in the decades to come.

Dipin Damodharan is the Co-founder and Editor-in-Chief of EdPublica. A journalist and editor with over 15 years of experience leading and co-founding both print and digital media outlets, he has written extensively on education, politics, and culture. His work has appeared in global publications such as The Huffington Post, The Himalayan Times, DailyO, Education Insider, and others.

Click to comment

Leave a Reply

Your email address will not be published. Required fields are marked *

Space & Physics

MIT develops ultra-low-power chip that could help tiny robots navigate complex environments

MIT researchers have developed an ultra-low-power chip that enables tiny robots to create detailed 3D maps and navigate complex environments while consuming just 6 milliwatts of power. This breakthrough could expand the capabilities of drones, inspection robots, and augmented reality devices.

Joe Jacob

Published

on

MIT robot
Image: Zamani Sahudi/Pexels

Researchers at the Massachusetts Institute of Technology (MIT) have developed a new ultra-efficient chip that enables tiny autonomous robots to generate detailed 3D maps of their surroundings in real time while consuming only a fraction of the power required by existing systems.

The new MIT robot navigation chip, called Gleanmer, could help small drones and robots safely navigate complex environments, from industrial heating and ventilation systems to confined inspection spaces where battery life and computing resources are limited.

According to the researchers, the chip consumes just 6 milliwatts of power—roughly the same amount needed to run a single LED—while constructing detailed 3D maps for navigation.

The findings were recently presented at the IEEE Very Large-Scale Integrated Circuits Symposium.

Designed for battery-powered robots

Autonomous robots rely on 3D maps to understand their surroundings and avoid obstacles. However, generating these maps typically requires significant computing power and memory, making the process difficult for small, battery-powered devices.

The MIT team tackled this challenge by combining a highly efficient mapping algorithm with custom-designed hardware that minimizes memory usage and energy consumption.

“This paper showcases a key example of how you can leverage co-design of the algorithm and hardware to really push energy efficiency,” Vivienne Sze, professor in MIT’s Department of Electrical Engineering and Computer Science and senior author of the study, said in a media statement.

“While there has been a lot of work looking into compact 3D maps, what stands out about this work is that it also ensures that the process to generate those maps is as efficient as possible. Our chip allows you to store very large maps in a very small space, and do it in a very energy efficient manner,” she added.

Replacing cubes with ‘Gaussian blobs’

Traditional mapping systems represent environments using millions of cube-shaped units known as voxels. These structures require substantial memory and processing power.

Instead, the MIT researchers employed a technique that represents objects using flexible ellipsoid-shaped structures known as Gaussians.

Because these Gaussian representations can adapt to the shape of real-world objects more efficiently, the system requires far less memory than conventional approaches while still preserving detailed information about obstacles and free space.

The chip uses a mapping algorithm developed by the researchers called GMMap, which can generate accurate 3D maps from depth images in a single pass, eliminating the need to repeatedly process and store large image datasets.

“At any point in time, we only need to store a few pixels in memory, which significantly reduces the memory footprint our algorithm requires,” co-lead author Peter Zhi Xuan Li said.

Improving efficiency through hardware-software co-design

As robots move through an environment, they often observe the same object from multiple viewpoints, creating overlapping representations that can increase map size.

To address this, the researchers developed a technique that merges overlapping Gaussian representations directly, without revisiting the original image data. This further reduces memory requirements and power consumption.

The chip also keeps frequently used map data in small on-chip memory units located close to the processing hardware, reducing the need to access more energy-intensive external storage.

“By having a dedicated memory that just stores the objects you’ve seen in the previous few frames, you can access the data much more efficiently,” co-lead author Zih-Sing Fu said.

Potential uses beyond robotics

The researchers tested the chip using a range of existing 3D environments and live data streams from an iPhone camera. In these experiments, Gleanmer generated detailed maps in real time while consuming only about 2.5% of the power required by the best existing map-construction chips.

The team believes the technology could be useful not only for autonomous robots and drones but also for lightweight augmented reality headsets, particularly in applications such as medical training, repair work, and industrial assembly.

“We reduce the memory consumption by making sure the algorithm is efficient. Then we accelerate the workload that is performed by that efficient algorithm, so in the end, our chip is as efficient as possible,” Li said.

Researchers now plan to further improve the technology by bringing processing components closer to sensors and exploring additional applications, including AI systems that need to analyse complex engineering schematics.

Continue Reading

Space & Physics

NASA announces crew of Artemis III at live event

Artemis III will be the agency’s next human space exploration mission paving the way for humanity’s planned return to the moon in 2028.

Published

on

The Artemis III crew poses for an official portrait (from left: Andre Douglas, Luca Parmitano, Randy Bresnik, Frank Rubio). Credit: NASA/Bill Stafford

At 20:30 hours IST yesterday, NASA’s Johnson Space Center in Houston, Texas held a live event their engineers, scientists, the astronaut corps and the media attended. The space agency officially announced the crew of Artemis III, the agency’s next human space exploration mission, paving the way for humanity’s planned return to the moon in 2028, over fifty years after the Apollo program.

Half-way through the hour-long presentation, Jared Isacson, the NASA administrator, walked to the dais to announce the all-men crew of Artemis III: NASA mission commander Randy Bresnik, mission specialists Andre Douglas and Frank Rubio, and European Space Agency pilot Luca Parmitano, an Italian national. 

Three of the astronauts excluding Douglas, a US Coast Guard reserve, are both spaceflight and military veterans. Bresnik, a US marine colonel and test pilot clocking 7,000 hours, commanded the International Space Station. So did Parmitano, the first Italian commander of the station, and who survived a 2013 spacewalk when water abruptly filled his helmet and had an asteroid named after him. Rubio, a US army helicopter pilot, holds the record for the longest time spent in space. 

NASAs Artemis III Announcement 38 40 screenshot

Screengrab from the YouTube livestream of the event at NASA Johnson Space Center, Houston, Texas. Credit: NASA

Mission timeline

The mission could take off in the second-half of 2027. Originally,  NASA planned Artemis III to be the first soft-landing lunar mission since 1972’s Apollo 17, with a slated launch date in 2028. However, in March, the agency updated mission timelines, with the mission relegated for testing its mission critical docking mechanism, ahead of Artemis IV’s planned soft-landing that year.

The crew will fly aboard a Space X Orion capsule into low-earth orbit. Unlike its predecessor, Artemis III won’t leave earth orbit and conduct a flyby past the moon. Instead, it will test life support systems and docking with Artemis’ era lunar landers, built by private space companies Space X and Blue Origin, the Starship Human Landing System (HLS) and the Blue Moon respectively. In addition, Artemis III will carry on science experiments, including using instrumentation to test effects of atmospheric drag upon the spacecraft, amidst hostile space weather.

lunarlanders

The Apollo and Artemis-era lunar landers drawn to scale. Credit: NASA

Lunar landers 

There has been skepticism whether the Blue Moon lunar lander’s launch schedule would be affected, in the aftermath of last week’s mishap involving New Glenn, the flagship rocket of Jeff Bezos-owned Blue Origin, exploding during a hot-static test ahead of its slated launch of Amazon’s satellites. The explosion destroyed the company’s custom-developed launchpad at Cape Canaveral Space Force Station in Florida. However, the company CEO, David Limp, posted on X, they’ll return to full-swing operations latest before the end of this year.

Whereas Starship HLS, the other lunar lander design, will feature a variant of the Starship rocket, with the latter design being still tested over repeated space flights in the past year. 

Either lunar landers designed to ferry astronauts from lunar orbit to the surface, and back. In a future Artemis mission, the astronauts, who will ride aboard Space X’s Orion crew module from earth, will dock with the lander in lunar orbit, before transferring to the lander module. 

It’s unclear which lander design’s slated to make the soft-landing attempt in Artemis IV. 

Continue Reading

Space & Physics

Engineers Develop Dual-Mode Propulsion System for Next-Generation Small Satellites

MIT engineers have developed a dual-mode propulsion system that combines chemical and electric thrusters, giving small satellites greater flexibility in space

Joe Jacob

Published

on

MIT researchers testing a dual-mode propulsion system designed to power next-generation small satellites using a shared propellant tank.
MIT-developed electrospray thrusters prepared for NASA's Green Propulsion Dual Mode mission, a demonstration of next-generation propulsion technology for CubeSats. Photo: Amelia Bruno/MIT News

Dual-mode propulsion system technology developed by MIT engineers could give small satellites the ability to perform both powerful manoeuvres and fuel-efficient long-distance travel using a single propellant source.

Small satellites have transformed space research by making missions cheaper and more accessible. Yet they continue to face a fundamental limitation: propulsion.

Traditional chemical thrusters provide powerful bursts of speed but consume large amounts of fuel. Electric propulsion systems, on the other hand, are highly efficient but generate only gentle thrust over long periods. Spacecraft designers have typically had to choose between the two.

Engineers at the Massachusetts Institute of Technology (MIT) now believe they have found a way to combine both approaches in a single compact system, potentially giving small satellites the agility of much larger spacecraft.

The breakthrough centres on a special propellant capable of powering both chemical and electric thrusters from the same fuel tank.

“If you can have chemical and electrical propulsion in one small package, it’s the best of both worlds,” said Amelia Bruno, lead author of the study and a former postdoctoral researcher in MIT’s Department of Aeronautics and Astronautics, in a media statement.

“This opens the door for small satellites to do even more science, more observations, and more interesting missions, all on a smaller and cheaper platform.”

The findings have been published in the Journal of Propulsion and Power.

Dual-Mode Propulsion System Combines Two Technologies

The MIT team tested a propellant known as Advanced SpaceCraft Energetic Non-Toxic propellant, or ASCENT. Originally developed by the U.S. Air Force as a safer alternative to hydrazine, ASCENT was designed for chemical propulsion systems.

Researchers discovered that the same propellant can also power miniature electric propulsion devices known as electrospray thrusters.

These tiny thrusters use electric fields to charge particles within a liquid propellant and eject them into space, creating precise and fuel-efficient thrust. While chemical thrusters are ideal for rapid manoeuvres, electrospray systems are better suited for gradual course corrections and long-duration journeys.

By enabling both systems to share a single fuel source, the technology could significantly reduce the size and complexity of propulsion systems aboard CubeSats and other small spacecraft.

Dual-Mode Propulsion System Could Expand Deep-Space Missions

Dual-mode propulsion system can expand deep-space missions. The implications extend beyond Earth orbit.

CubeSats have become popular for scientific research and technology demonstrations, but their limited propulsion capabilities have restricted their use in deep-space missions.

According to Paulo Lozano, the Miguel Alemán Velasco Professor of Aeronautics and Astronautics at MIT, the new system could change that.

“We could send CubeSats to Mars, or the asteroid belt, where they could make the journey slowly, using electrospray thrusters,” he said.

“You could then use your chemical thrusters to quickly move to look at interesting features. You could have a lot more flexibility to do a lot more things.”

Testing the Technology

To evaluate the propellant’s performance, the researchers filled small CubeSat reservoirs with ASCENT and tested them in a vacuum chamber designed to simulate conditions in space.

During the experiments, electrospray thrusters powered by ASCENT successfully generated thrust for extended periods, in some cases operating continuously for up to 100 hours.

NASA Mission Will Put the Technology to the Test

The next major test will come later this year.

MIT researchers are working with NASA on the Green Propulsion Dual Mode mission, a CubeSat that will carry both chemical and electrospray thrusters powered by a single propellant tank. Scheduled for launch in November, the mission will be the first demonstration of such a system in a small spacecraft.

If successful, the mission could help pave the way for a new generation of versatile satellites capable of switching between rapid manoeuvres and highly efficient long-distance travel.

Continue Reading

Trending